Minimum qualifications: Bachelor’s degree in Electrical Engineering or equivalent practical experience. 4 years of experience with verification methodology such as Universal verification methodology (UVM). 2 years of experience in the verification of IP designs such as IP, SoC, vector CPUs, etc. Experience with SystemVerilog, SVA, and functional coverage. Preferred qualifications: Master’s degree in Electrical Engineering […]